Elenco Understanding Logic Gates and Circuits Uživatelský manuál

Procházejte online nebo si stáhněte Uživatelský manuál pro Hračky Elenco Understanding Logic Gates and Circuits. Elenco Understanding Logic Gates and Circuits User Manual Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk

Shrnutí obsahu

Strany 2 - Negation of Disjunction

U17Project 3: OR GateThis circuit demonstrates how the OR Gate(U17) works. Turn the slide switch (S1) on.Connect the loose ends of the red andblack wi

Strany 3 - Parts List

U18Project 4: NAND GateThis circuit demonstrates how the NANDGate (U18) works. Turn the slide switch (S1)on. Connect the loose ends of the red andblac

Strany 4 - Introduction

U19Project 5: NOR GateThis circuit demonstrates how the NOR Gate(U19) works. Turn the slide switch (S1) on.Connect the loose ends of the red and black

Strany 5

U20Project 6: Exclusive OR (XOR) GateThis circuit demonstrates how the ExclusiveOR (XOR) Gate (U20) works. Turn the slideswitch (S1) on. Connect the l

Strany 6

U17Project 7: De Morgan’s LawNegation of ConjunctionThis circuit demonstrates De Morgan’s Law ofNegation of Conjunction which states that thenegation

Strany 7

Project 8: De Morgan’s LawNegation of DisjunctionThis circuit demonstrates De Morgan’s Law ofNegation of Disjunction which states that thenegation of

Strany 8

U19Project 9: S-R NOR LatchThis circuit demonstrates how the S-R NOR Latch works.Turn the slide switch (S1) on. Connect the loose end ofthe red wire (

Strany 9 - Project 2: AND Gate

1U18U18Project 10: S-R NAND LatchThis circuit demonstrates how the S-R NAND Latchworks. Turn the slide switch (S1) on. Connect the looseend of the red

Strany 10 - Project 3: OR Gate

U19U16Project 11: Gated S-R Latch The Enable input (E) can be used as a clock input, or a read/write strobe.1U19U16111113221222223233RS122222232E2This

Strany 11 - Project 4: NAND Gate

U19Project 12: J-K Latch This circuit demonstrates how a J-K Latch works. Turnthe slide switch (S1) on. Connect the loose ends ofthe red and black jum

Strany 12 - Project 5: NOR Gate

OutlineWarning: Shock Hazard – Never connect Snap Circuits® to the electrical outlets in your home in any way!Warning: Choking Hazard – Small part

Strany 13

Project 12: J-K LatchKQInput (J) Input (K) Output (Q) Output (Q)0 0 Hold State Hold State1 0 1 00 1 0 11 1 Toggle ToggleJQ Stays the same when J=K=0

Strany 14 - Project 7: De Morgan’s Law

U19U15Project 13: Gated D Latch Details of the Gated D Latch Block Diagram and Logic Chart on Next Page.This circuit demonstrates how a Gated D Latch

Strany 15 - Project 8: De Morgan’s Law

Project 13: Gated D LatchDQQ Stays the same when E=0 Reset to 0 when D=0 & E=1 Set to 1 when D=1 & E=1EE D Output (Q) Output (Q)0 0 or 1 Ho

Strany 16 - Project 9: S-R NOR Latch

U19U15Project 14: Comparator Details of the Comparator Block Diagram and Logic Chart on Next Page.This circuit demonstrates how a comparator works. Tu

Strany 17 - Project 10: S-R NAND Latch

Project 14: ComparatorAQ Equal to 1 when A=B Equals 0 when A ≠ BA B Output (Q)0 0 10 1 01 0 01 1 1BComparators are used in Central Processing Units

Strany 18 - Project 11: Gated S-R Latch

U16U20Project 15: Half AdderThis circuit demonstrates how a half adderworks. Turn the slide switch (S1) on. Thegreen LED represents the Sum (S) and th

Strany 19 - Project 12: J-K Latch

U15U16U20Project 16: Half SubtractorThis circuit demonstrates how a halfsubtractor works. Turn the slide switch (S1)on. The green LED represents the D

Strany 20

U17Project 17: Multiplexer Details of the Multiplexer Block Diagram and Logic Chart on Next Page.This circuit demonstrates how a multiplexer works. Tu

Strany 21 - Project 13: Gated D Latch

Project 17: MultiplexerAQB S represents the Selector Equals A when S=1 Equals B when S=0SInput (A) Input (B) Input (S) Output (Q)0 or 1 0 0 00 or 1

Strany 22

Quiz1. The output will be LOW (0) for any case when one or more input is LOW (0) for a(n):a) OR gateb) NAND gatec) AND gated) XOR gate2. The output of

Strany 23 - Project 14: Comparator

Parts ListID Part Name Part Number QTY1 1-snap wire 6SC01 72 2-snap wire 6SC02 103 3-snap wire 6SC03 54 4-snap wire 6SC04 15 5-snap wire 6SC05 26 6-sn

Strany 24

Quiz4. Explain why S=R=1 is not allowed for the S-R NOR circuit.5. Using De Morgan’s laws, show how you can derive the S-R NAND gate circuit from the

Strany 25 - Project 15: Half Adder

Quiz7. What latch is the circuit in question 8 equivalent to?a) D Latchb) S-R NOR Latchc) S-R NAND Latchd) J-K Latch8. Show how you would create a gat

Strany 26 - Project 16: Half Subtractor

Quiz10. Show how a comparator can be built with only 2 gates.11. The figure below represents a full adder circuit. A & B are the inputs and Ci is

Strany 27 - Project 17: Multiplexer

Quiz12. The figure below represents a full subtractor circuit. A & B are the inputs and Bi is the borrow input, while S is the output and Co is t

Strany 28

Quiz Answers1. The output will be LOW (0) for any case when one or more input is LOW (0) for a(n):a) OR gateb) NAND gatec) AND gated) XOR gate2. The o

Strany 29

Quiz Answers4. Explain why S=R=1 is not allowed for the S-R NOR Latch circuit.When S=R=1, this forces both the Q and Q outputs to always be low (0), t

Strany 30

Quiz Answers5. Using De Morgan’s laws, show how you can derive the S-R NAND gate circuit from the S-R NOR circuit. Note that the outputs of an S-R NOR

Strany 31

Quiz Answers6. Draw the truth table for the circuit below?7. What latch is the circuit in question 8 equivalent to?a) D Latchb) S-R NOR Latchc) S-R NA

Strany 32

Quiz Answers8. Show how you would create a gated S-R NAND latch.9. Which of the following is NOT true about a J-K latch:a) It has a “not allowed” stat

Strany 33

Quiz Answers11. The figure below represents a full adder circuit. A & B are the inputs and Ci is the carry input, while S is the output and Co is

Strany 34 - Quiz Answers

IntroductionAnalog vs. Digital Waveforms Analog Waveform – can take on any voltage value Digital Waveform – takes on discrete voltage valuesTimeAnal

Strany 35

Quiz Answers12. The figure below represents a full subtractor circuit. A & B are the inputs and Bi is the borrow input, while S is the output and

Strany 36

Quiz Answers13. Design a 4-input multiplexer circuit.AQBS1CDS0When S0=S1 = 0, then Q=AWhen S0=1, S1=0, then Q=BWhen S0=0, S1=1, then Q=CWhen S0=S1=1,

Strany 37

ELENCO®150 Carpenter AvenueWheeling, IL 60090(847) 541-3800Website: www.elenco.come-mail: [email protected]

Strany 38

IntroductionDigital Signals Digital waveforms can be used to represent digital signals (e.g. 0 or 1, true or false), for example• 0 (false) – represe

Strany 39

IntroductionLogic Problem Statements Logic problems have outcomes (or outputs) that depend on events (or inputs). For example• The cuckoo clock make

Strany 40

IntroductionLogic Gates A digital logic gate is an Integrated Circuit (IC) device that makes logical decisions based on various combinations of digit

Strany 41

Project 1: NOT Gate (Inverter)AQInput (A) Output (Q)0 11 0U15This circuit demonstrates how the NOTGate (U15) works. Turn the slide switch(S1) on. Conn

Strany 42 - Website: www.elenco.com

U16Project 2: AND GateThis circuit demonstrates how the ANDGate (U16) works. Turn the slide switch(S1) on. Connect the loose ends of the redand black

Komentáře k této Příručce

Žádné komentáře